Notice of References Cited

Application/Control No. 10/029,476	No. Applicant(s)/Patent Under Reexamination LAMPAERT ET AL.	
Examiner	Art Unit	
Leigh Marie Garbowski	2825	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-		-	
	D	US-			`
	E	US-			
	F	US-			
	G	US-			
	н	US-			
	ı	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	 Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s				;	
	Т					

NON-PATENT DOCUMENTS

_		
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	J.D. CONWAY et al., "An Automatic Layout Generator for Analog Circuits," 1992 IEEE, pages 513-519.
*	٧	M. DESSOUKY et al., "Layout-Oriented Synthesis of High Performance Analog Circuits," ACM 2000, pages 53-57.
*	w	J.A. PRIETO et al., "A Performance-Driven Placement Algorithm with Simultaneous Place&Route Optimization for Analog IC's," 1997 IEEE, pages 389-394.
	х	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.